General
Vendor |
---|
|
Family |
|
Model |
|
Architecture |
|
Core Codenames |
|
Release Dates |
|
Package
Package Types |
---|
|
Sockets |
|
Lithography |
|
Package and Die |
|
Core Steppings |
|
CPUIDs |
|
Spec Codes |
QQPPQRJZSRELSSRG19 |
Part Numbers |
Core Configuration
Core Structure
Number of Cores |
---|
|
Number of Threads |
|
Multi-Threaded Cores |
|
Core Clock Frequency |
|
Turbo Core Clock Frequency |
|
Base Clock Frequency |
|
Clock Multiplier |
|
Unlocked Clock Multiplier |
|
Memory
Level 1 Instruction Cache |
---|
|
Level 1 Data Cache |
|
Level 2 Cache |
|
Level 3 Cache |
|
Data Connection
Data Bus
Data Connection Type |
---|
|
DMI Frequency |
|
Electrical and Thermal
Power
VID Range |
---|
|
Configurable TDP |
|
TDP |
|
Maximum Operating Temperature |
|
Integrated Graphics
Graphics
Integrated Graphics |
---|
|
Architecture |
|
Core Codenames |
|
Core Configuration |
|
Core Clock Frequency |
|
Turbo Core Clock Frequency |
|
Maximum Video Memory |
|
API Support |
|
Lithography |
|
Features
Instruction Sets |
---|
|
Instruction Set Extensions |
|
Core Features |
|
Low-Power Features |
|
Compatibility
Platform Support |
---|
|
Supported Chipsets |
|
Supported RAM Types |
|
Maximum Memory Bandwidth |
|
RAM Limit |
|
Notes
Notes for This Processor |
---|
|
Comments